

# Quad SPST JFET Analog Switch

**SW06** 

#### **FEATURES**

Two Normally Open and Two Normally Closed SPST Switches with Disable

Switches Can Be Easily Configured as a Dual SPDT or a DPDT

Highly Resistant to Static Discharge Destruction Higher Resistance to Radiation than Analog Switches

Designed with MOS Devices Guaranteed R<sub>ON</sub> Matching: 10% max

Guaranteed Switching Speeds

To a 500 ps may

 $T_{ON}$  = 500 ns max  $T_{OFF}$  = 400 ns max

Guaranteed Break-Before-Make Switching

Low "ON" Resistance: 80  $\Omega$  max

Low Ron Variation from Analog Input Voltage: 5%

Low Total Harmonic Distortion: 0.01% Low Leakage Currents at High Temperature

 $T_A = +125$ °C: 100 nA max  $T_A = +85$ °C: 30 nA max

Digital Inputs TTL/CMOS Compatible and Independent

Improved Specifications and Pin Compatible to

LF-11333/13333

**Dual or Single Power Supply Operation Available in Die Form** 


#### GENERAL DESCRIPTION

The SW06 is a four channel single-pole, single-throw analog switch that employs both bipolar and ion-implanted FET devices. The SW06 FET switches use bipolar digital logic inputs which are more resistant to static electricity than CMOS devices. Ruggedness and reliability are inherent in the SW06 design and construction technology.

Increased reliability is complemented by excellent electrical specifications. Potential error sources are reduced by minimizing "ON" resistance and controlling leakage currents at high temperatures. The switching FET exhibits minimal  $R_{\rm ON}$  variation over a 20 V analog signal range and with power supply voltage changes. Operation from a single positive power supply voltage is possible. With V+ = 36 V, V- = 0 V, the analog signal range will extend from ground to +32 V.

PNP logic inputs are TTL and CMOS compatible to allow the SW06 to upgrade existing designs. The logic "0" and logic "1" input currents are at microampere levels reducing loading on CMOS and TTL logic.

#### FUNCTIONAL BLOCK DIAGRAM



#### REV. A

# **SW06-SPECIFICATIONS**

## **ELECTRICAL CHARACTERISTICS** (@ V+=+15~V, V-=-15~V and $T_A=+25$ °C, unless otherwise noted)

			SW06B		SW06F			SW06G				
Parameter	Symbol	Conditions	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Units
"ON" RESISTANCE	R <sub>ON</sub>	$V_S = 0 \text{ V}, I_S = 1 \text{ mA}$ $V_S = \pm 10 \text{ V}, I_S = 1 \text{ mA}$		60 65	80 80		60 65	100 100		100 100	150 150	Ω
R <sub>ON</sub> MATCH BETWEEN SWITCHES	R <sub>ON</sub> Match	$V_S = 0 \text{ V}, I_S = 100 \ \mu\text{A}^1$		5	10		5	20			20	%
ANALOG VOLTAGE RANGE	V <sub>A</sub>	$\begin{split} I_S &= 1 \ mA^2 \\ I_S &= 1 \ mA^2 \end{split}$		+11 -15		+10 -10	+11 -15		+10 -10	+11 -15		V
ANALOG CURRENT RANGE	I <sub>A</sub>	$V_S = \pm 10 \text{ V}$	10	15		7	12		5	10		mA
$\Delta R_{ON}$ VS. APPLIED VOLTAGE	$\Delta R_{ON}$	$-10 \text{ V} \le \text{V}_{\text{S}} \le 10 \text{ V}, \text{ I}_{\text{S}} = 1.0 \text{ mA}$		5	15		10	20		10	20	%
SOURCE CURRENT IN "OFF" CONDITION	$I_{S(OFF)}$	$V_S = 10 \text{ V}, V_D = -10 \text{ V}^3$		0.3	2.0		0.3	2.0		0.3	10	nA
DRAIN CURRENT IN "OFF" CONDITION	$I_{\mathrm{D(OFF)}}$	$V_S = 10 \text{ V}, V_D = -10 \text{ V}^3$		0.3	2.0		0.3	2.0		0.3	10	nA
SOURCE CURRENT IN "ON" CONDITION	$\begin{matrix} I_{S(ON)+} \\ I_{D(ON)} \end{matrix}$	$V_S = V_D = \pm 10 \text{ V}^3$		0.3	2.0		0.3	2.0		0.3	10	nA
LOGICAL "1" INPUT VOLTAGE	V <sub>INH</sub>	Full Temperature Range <sup>2, 4</sup>	2.0			2.0			2.0			V
LOGICAL "0" INPUT VOLTAGE	V <sub>INL</sub>	Full Temperature Range <sup>2, 4</sup>			0.8			0.8			0.8	V
LOGICAL "1" INPUT CURRENT	I <sub>INH</sub>	$V_{\rm IN}$ = 2.0 V to 15.0 $V^5$			5			5			10	μА
LOGICAL "0" INPUT	I <sub>INL</sub>	$V_{\rm IN} = 0.8 \text{ V}$		1.5	5.0		1.5	5.0		1.5	10.0	μА
TURN-ON TIME	t <sub>ON</sub>	See Switching Time Test Circuit <sup>4, 6</sup>		340	500		340	600		340	700	ns
TURN-OFF TIME	t <sub>OFF</sub>	See Switching Time Test Circuit <sup>4, 6</sup>		200	400		200	400		200	500	ns
BREAK-BEFORE-MAKE TIME	t <sub>ON</sub> -t <sub>OFF</sub>	Note 7	50	140		50	140		50	140		ns
SOURCE CAPACITANCE	C <sub>S(OFF)</sub>	$V_S = 0 V^3$		7.0			7.0			7.0		pF
DRAIN CAPACITANCE	C <sub>D(OFF)</sub>	$V_S = 0 V^3$		5.5			5.5			5.5		pF
CHANNEL "ON" CAPACITANCE	$\begin{array}{c} C_{D(ON)+} \\ C_{S(ON)} \end{array}$	$V_S = V_D = 0 \ V^3$		15			15			15		pF
"OFF" ISOLATION	I <sub>SO(OFF)</sub>	$V_S = 5 \text{ V rms}, R_L = 680 \Omega,$ $C_L = 7 \text{ pF}, f = 500 \text{ kHz}^3$		58			58			58		dB
CROSSTALK	$C_{\mathrm{T}}$	$V_S = 5 \text{ V rms}, R_L = 680 \Omega,$ $C_L = 7 \text{ pF}, f = 500 \text{ kHz}^3$		70			70			70		dB
POSITIVE SUPPLY CURRENT	I+	All Channels "OFF", DIS = "0" <sup>3</sup>		5.0	6.0		5.0	9.0		6.0	9.0	mA
NEGATIVE SUPPLY CURRENT	I-	All Channels "OFF", DIS = "0" <sup>3</sup>		3.0	5.0		4.0	7.0		4.0	7.0	mA
GROUND CURRENT	$I_{G}$	All Channels "ON" or "OFF" <sup>3</sup>		3.0	4.0		3.0	4.0		3.0	5.0	mA

-2- REV. A

# $\begin{tabular}{ll} \textbf{ELECTRICAL CHARACTERISTICS} & (@V+=+15\ V,\ V-=-15\ V,\ -55\ ^\circ\text{C} \le T_A \le +125\ ^\circ\text{C} \ \text{for SW06BQ},\ -40\ ^\circ\text{C} \le T_A \le +85\ ^\circ\text{C} \ \text{for SW06GP/GS},\ unless otherwise noted) \\ \end{tabular}$

			SW06B		SW06F		SW06G					
Parameter	Symbol	Conditions	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Units
TEMPERATURE RANGE	$T_A$	Operating	-55		+125	-25		+85	0		70	°C
"ON" RESISTANCE	R <sub>ON</sub>	$V_S = 0 \ V, \ I_S = 1.0 \ mA \\ V_S = \pm 10 \ V, \ I_S = 1.0 \ mA$		75 80	110 110		75 80	125 125		75 80	175 175	Ω
$\Delta R_{ON}$ MATCH BETWEEN SWITCHES	R <sub>ON</sub> Match	$V_S = 0 \text{ V}, I_S = 100 \ \mu\text{A}^1$		6	20		6	25		10		%
ANALOG VOLTAGE RANGE	V <sub>A</sub>	$I_{S} = 1.0 \text{ mA}^{2}$ $I_{S} = 1.0 \text{ mA}^{2}$		+11 -15		+10 -10	+11 -15		+10 -10	+11 -15		V
ANALOG CURRENT RANGE	$I_A$	$V_S = \pm 10 \text{ V}$	7	12		5	11			11		mA
$\Delta R_{ON}$ WITH APPLIED VOLTAGE	$\Delta R_{ON}$	$-10 \text{ V} \le \text{V}_{\text{S}} \le 10 \text{ V}, \text{ I}_{\text{S}} = 1.0 \text{ mA}$		10			12			15		%
SOURCE CURRENT IN "OFF" CONDITION	$I_{S(OFF)}$	$ \begin{array}{c} V_S = 10 \ V, \ V_D = -10 \ V \\ T_A = Max \ Operating \ Temp^{3, \ 9} \end{array} $			60			30			60	nA
DRAIN CURRENT IN "OFF" CONDITION	$I_{\mathrm{D(OFF)}}$	$V_S = 10 \text{ V}, V_D = -10 \text{ V}$ $T_A = \text{Max Operating Temp}^{3.9}$			60			30			60	nA
LEAKAGE CURRENT IN "ON" CONDITION	$I_{S(ON)+} \\ I_{D(ON)}$	$V_S = V_D = \pm 10 \text{ V}$ $T_A = \text{Max Operating Temp}^{3, 9}$			100			30			60	nA
LOGICAL "1" INPUT CURRENT	$I_{INH}$	$V_{IN} = 2.0 \text{ V to } 15.0 \text{ V}^5$			10			10			15	μΑ
LOGICAL "0" INPUT CURRENT	$I_{INL}$	$V_{IN} = 0.8 \text{ V}$		4	10		4	10		5	15	μΑ
TURN-ON TIME	t <sub>ON</sub>	See Switching Time Test Circuit <sup>4, 8</sup>		440	900		500	900			1000	ns
TURN-OFF TIME	t <sub>OFF</sub>	See Switching Time Test Circuit <sup>4, 8</sup>		300	500		330	500			500	ns
BREAK-BEFORE-MAKE TIME	t <sub>ON</sub> -t <sub>OFF</sub>	Note 7		70			70			50		ns
POSITIVE SUPPLY CURRENT	I+	All Channels "OFF," DIS = "0"3			9.0			13.5			13.5	mA
NEGATIVE SUPPLY CURRENT	I-	All Channels "OFF," DIS = "0"3			7.5			10.5			10.5	mA
GROUND CURRENT	$I_{G}$	All Channels "ON" or "OFF" <sup>3</sup>			6.0			7.5			7.5	mA

#### NOTES

<sup>1</sup>V<sub>S</sub> = 0 V, I<sub>S</sub> = 100 μA. Specified as a percentage of R<sub>AVERAGE</sub> where:  $R_{AVERAGE} = \frac{R_{ON1} + R_{ON2} + R_{ON3} + R_{ON4}}{4}$ 

Specifications subject to change without notice.

REV. A -3-

 $<sup>^2</sup>$ Guaranteed by  $R_{ON}$  and leakage tests. For normal operation maximum analog signal voltages should be restricted to less than (V+) –4 V.

 $<sup>^3</sup>$ Switch being tested ON or OFF as indicated,  $V_{\rm INH}$  = 2.0 V or  $V_{\rm INL}$  = 0.8 V, per logic truth table.

<sup>&</sup>lt;sup>4</sup>Also applies to disable pin.

 $<sup>^5</sup>$ Current tested at  $V_{\rm IN}$  = 2.0 V. This is worst case condition.

<sup>&</sup>lt;sup>6</sup>Sample tested.

<sup>&</sup>lt;sup>7</sup>Switch is guaranteed by design to provide break-before-make operation.

<sup>&</sup>lt;sup>8</sup>Guaranteed by design.

 $<sup>^{9}</sup>$ Parameter tested only at  $T_A = +125$  $^{\circ}$ C for military grade device.

# SW06 WAFER TEST LIMITS (@ V+ = +15 V, V- = -15 V, $T_A$ = +25°C, unless otherwise noted)

Parameter	Symbol	Conditions	SW06N Limit	SW06G Limit	Units
"ON" RESISTANCE	R <sub>ON</sub>	$-10 \text{ V} \le \text{V}_{\text{A}} \le 10 \text{ V}, \text{ I}_{\text{S}} \le 1 \text{ mA}$	80	100	Ω max
R <sub>ON</sub> MATCH BETWEEN SWITCHES	R <sub>ON</sub> Match	$V_A=0~V,~I_S\leq 100~\mu A$	15	20	% max
$\Delta R_{\rm ON}$ VS. $V_{\rm A}$	$\Delta R_{ m ON}$	$-10 \text{ V} \le \text{V}_{\text{A}} \le 10 \text{ V}, \text{ I}_{\text{S}} \le 1 \text{ mA}$	10	20	% max
POSITIVE SUPPLY CURRENT	I+	Note 1	6.0	9.0	mA max
NEGATIVE SUPPLY CURRENT	I-	Note 1	5.0	7.0	mA max
GROUND CURRENT	$I_{G}$	Note 1	4.0	4.0	mA max
ANALOG VOLTAGE RANGE	V <sub>A</sub>	$I_S = 1 \text{ mA}$	±10.0	±10.0	V min
LOGIC "1" INPUT VOLTAGE	$V_{\mathrm{INH}}$	Note 2	2.0	2.0	V min
LOGIC "0" INPUT VOLTAGE	$V_{\mathrm{INL}}$	Note 2	0.8	0.8	V max
LOGIC "0" INPUT CURRENT	I <sub>INL</sub>	$0~V \leq V_{IN} \leq 0.8~V$	5.0	5.0	μA max
LOGIC "1" INPUT CURRENT	$I_{\mathrm{INH}}$	$2.0 \text{ V} \le V_{IN} \le 15 \text{ V}^3$	5	5	μA max
ANALOG CURRENT RANGE	I <sub>A</sub>	$V_S = \pm 10 \text{ mV}$	10	7	mA min

#### NOTE

Electrical tests are performed at wafer probe to the limits shown. Due to variations in assembly methods and normal yield loss, yield after packaging is not guaranteed for standard product dice. Consult factory to negotiate specifications based on dice lot qualification through sample lot assembly and testing.

## TYPICAL ELECTRICAL CHARACTERISTICS (@ $V+=+15\ V$ , $V-=-15\ V$ , $T_A=+25\ ^{\circ}C$ , unless otherwise noted)

Parameter	Symbol	Conditions	SW06N Typical	SW06G Typical	Units
"ON" RESISTANCE	R <sub>ON</sub>	$-10 \text{ V} \le \text{V}_{\text{A}} \le 10 \text{ V}, \text{ I}_{\text{S}} \le 1 \text{ mA}$	60	60	Ω
TURN-ON TIME	t <sub>ON</sub>		340	340	ns
TURN-OFF TIME	t <sub>OFF</sub>		200	200	ns
DRAIN CURRENT IN "OFF" CONDITION	I <sub>D(OFF)</sub>	$V_{\rm S} = 10 \text{ V}, V_{\rm D} = -10 \text{ V}$	0.3	0.3	nA
"OFF" ISOLATION	I <sub>SO(OFF)</sub>	$f = 500 \text{ kHz}, R_L = 680 \Omega$	58	58	dB
CROSSTALK	$C_{\mathrm{T}}$	$f = 500 \text{ kHz}, R_L = 680 \Omega$	70	70	dB

-4-

#### NOTES

REV. A

 $<sup>^1\!\!</sup>P\!ower$  supply and ground current specified for switch "ON" or "OFF."

 $<sup>^2\</sup>mbox{Guaranteed}$  by  $\mbox{R}_{\mbox{\scriptsize ON}}$  and leakage tests.

 $<sup>^{3}</sup>$ Current tested at  $V_{\rm IN}$  = 2.0 V. This is worst case condition.

#### ABSOLUTE MAXIMUM RATINGS1


Operating Temperature Range
SW06BQ, BRC55°C to +125°C
SW06FQ40°C to +85°C
SW06GP, GS40°C to +85°C
Storage Temperature Range65°C to +150°C
Lead Temperature (Soldering, 60 sec) +300°C
Maximum Junction Temperature +150°C
V+ Supply to V- Supply +36 V
V+ Supply to Ground +36 V
Logic Input Voltage (-4 V or V-) to V+ Supply
Analog Input Voltage Range
Continuous V – Supply to V + Supply +20 V
Maximum Current Through
Any Pin Including Switch 30 mA

Package Type	$\theta_{\mathrm{JA}}^{2}$	θ <sub>JC</sub>	Units
16-Pin Hermetic DIP (Q)	100	16	°C/W
16-Pin Plastic DIP (P)	82	39	°C/W
20-Contact LCC (RC)	98	38	°C/W
16-Pin SOL (S)	98	30	°C/W

#### NOTES

#### DICE CHARACTERISTICS

Die Size  $0.101 \times 0.097$  inch, 9797 sq. mils  $(2.565 \times 2.464$  mm, 6320 sq. mm)



#### **ORDERING GUIDE**


Model	Temperature	Package	Package
	Range	Description	Option
SW06BQ	-55°C to +125°C	Cerdip	Q-16
SW06BRC	-55°C to +125°C	LCC	E-20A
SW06FQ	-40°C to +85°C	Cerdip	Q-16
SW06GP	-40°C to +85°C	Plastic DIP	N-16
SW06GS	-40°C to +85°C	SOL	R-16

#### TRUTH TABLE


		Switch State				
Disable Input	Logic Input	Channels 1 & 2	Channels 3 & 4			
0	X	OFF	OFF			
1 or NC	0	OFF	ON			
1 or NC	1	ON	OFF			

#### PIN CONNECTIONS

16-Pin DIP (Q or P-Suffix) 16-Pin SOL (S-Suffix)



SW06BRC/883 LCC Package (RC-Suffix)




REV. A -5-


 $<sup>^1\!\</sup>text{Absolute}$  maximum ratings apply to both DICE and packaged parts, unless otherwise noted.

 $<sup>^{2}\</sup>theta_{JA}$  is specified for worst case mounting conditions, i.e.,  $\theta_{JA}$  is specified for device in socket for Cerdip, P-DIP, and LCC packages;  $\theta_{JA}$  is specified for device soldered to printed circuit board for SO package.

## **SW06–Typical Performance Characteristics**




"ON" Resistance vs. Power Supply Voltage




"ON" Resistance vs. Analog Voltage


SUPPLY = ±15V




R<sub>ON</sub> vs. Temperature




D(ON)+1S(ON) LEAKAGE (nA) LEAKAGE POLARITY REVERSES, MAGNITUDE LESS THAN 10 PICO AMPS -0.01-15 ANALOG VOLTAGE (VOLTS)






Leakage Current vs. Analog Voltage


Leakage Current vs. Temperature



Supply Current vs. Temperature




Supply Current vs. Supply Voltage





Switch Capacitance vs. Analog Voltage

REV. A -6-

**SW06** 










 $T_{ON}/T_{OFF}$  Switching Response

Switching Time vs. Analog Voltage

Switching Time vs. Temperature









Insertion Loss vs. Frequency

Crosstalk and "OFF" Isolation vs. Frequency

**Total Harmonic Distortion** 







Power Supply Rejection vs. Frequency


Overvoltage Characteristics

REV. A -7-

## SW06—Typical Performance Characteristics (Operating and Single Supply)








"On" Resistance vs. Analog Voltage

Leakage Current vs. V<sub>ANALOG</sub>


Supply Current vs. Supply Voltage



### Switching Time vs. Supply Voltage

#### NOTE


These single-supply-operation characteristic curves are valid when the negative power supply V– is tied to the logic ground reference pin "GND." TTL input compatibility is still maintained when "GND" is the same potential as the TTL ground.  $t_{\rm OFF}$  is measured from 50% of logic input waveform to 0.9  $V_{\rm O}$ . The analog voltage range extends from 0 V to V+ –4 V; the switch will no longer respond to logic control when  $V_{\rm A}$  is within 4 volts of V+.




Simplified Schematic Diagram (Typical Switch)

-8- REV. A


## **SW06**




"Off" Isolation Test Circuit



Crosstalk Test Circuit





SWITCH OUTPUT WAVEFORM SHOWN FOR  $V_S$  = CONSTANT WITH LOGIC INPUT WAVEFORM AS SHOWN.  $V_O$  IS THE STEADY STATE OUTPUT WITH SWITCH ON. LOGIC INPUT IS INVERTED FOR SWITCH 1 & 2

Switching Time Test Circuit

REV. A -9-

Figure 1. Functional Applications of SW06

#### APPLICATIONS INFORMATION

The single analog switch product configures, by appropriate pin connections, into four switch applications. As shown in Figure 1, the SW06 connects as a QUAD SPST, a DUAL SPDT, a DUAL DPST, or a DPDT analog switch. This versatility increases further when taking advantage of the disable input (DIS) which turns all switches OFF when taken active low.

Ion-implantation of the JFET analog switch achieves low ON resistance and tight channel-to-channel matching. Combining the low ON resistance and low leakage currents results in a worst case voltage error figure  $V_{ERROR} \ @ \ +125^{\circ}C = I_{D(ON)} \times R_{SD(ON)} = 100 \ nA \times 100 \ \Omega = 11$  microvolts. This amount of error is negligible considering dissimilar-metal thermally-induced offsets will be in the 5 to 15 microvolt range.

#### **LOGIC INPUTS**

The logic inputs (IN $_{\rm X}$ ) and disable input (DIS) are referenced to a TTL logic threshold value of two forward diode drops (1.4 V at +25°C) above the GND terminal. These inputs use PNP transistors which draw maximum current at a logic "0" level and drops to a leakage current of a reverse biased diode as the logic input voltage raises above 1.4 volts. Any logic input voltage greater than 2.0 volts becomes logic "1," less than 0.8 volts becomes logic "0" resulting in full TTL noise immunity not available from similar CMOS input analog switches. The PNP transistor inputs require such low input current that the SW06 approaches fan-ins of CMOS input devices. These bipolar logic inputs exceed any CMOS input circuit in resistance to static voltage and radiation susceptibility. No damage will occur to the SW06 if logic high voltages are present when the SW06 power

supplies are OFF. When the V+ and V- supplies are OFF, the logic inputs present a reverse bias diode loading to active logic inputs. Input logic thresholds are independent of V+ and V- supplies making single V+ supply operation possible by simply connecting GND and V- together to the logic ground supply.

## ANALOG VOLTAGE AND CURRENT ANALOG VOLTAGE

These switches have constant ON resistance for analog voltages from the negative power supply (V–) to within 4 volts of the positive power supply. This characteristic shown in the plots results in good total harmonic distortion, especially when compared to CMOS analog switches that have a 20 to 30 percent variation in ON resistance versus analog voltage. Positive analog input voltage should be restricted to 4 volts less than V+ assuring the switch remains open circuit in the OFF state. No increase in switch ON resistance occurs when operating at supply voltages less than  $\pm 15$  volts (see plot). Small signals have a 3 dB down frequency of 70 MHz (see insertion loss versus frequency plot).

#### ANALOG CURRENT

The analog switches in the ON state are JFETs biased in their triode region and act as switches for analog current up to the  $I_A$  specification (see plot of  $I_{DS}$  vs  $V_{DS}$ ). Some applications require pulsed currents exceeding the  $I_A$  spec. For example, an integrator reset switch discharging a shunt capacitor will produce a peak current of  $I_{A(PEAK)} = V_{CAP}/R_{DS(ON)}$ . In this application, it is best to connect the source to the most positive end of the capacitor, thereby achieving the lowest switch resistance and

-10- REV. A

fastest reset times. The switch can easily handle any amount of capacitor discharge current subject only to the maximum heat dissipation of the package and the maximum operating junction temperature from which repetition can be established.

#### **SWITCHING**

Switching time  $t_{\rm ON}$  and  $t_{\rm OFF}$  characteristics are plotted versus  $V_{\rm ANALOG}$  and temperature. In all cases,  $t_{\rm OFF}$  is designed faster than  $t_{\rm ON}$  to ensure a break-before-make interval for SPDT and DPDT applications. The disable input (DIS) has the same switching times ( $t_{\rm ON}$  and  $t_{\rm OFF}$ ) as the logic inputs (IN<sub>X</sub>).

Switching transients occurring at the source and drain contacts results from ac coupling of the switching FETs gate-to-source and gate-to-drain coupling capacitance. The switch turn ON will cause a negative going spike to occur and the turn OFF will cause a positive spike to occur. These spikes can be reduced by additional capacitance loading, lower values of  $R_{\rm L}$ , or switching an additional switch (with its extra contact floating) to the opposite state connected to the spike sensitive node.


#### **DISABLE NODE**

This TTL compatible node is similar to the logic inputs  $IN_X$  but has an internal 2  $\mu A$  current source pull-up. If disable is left unconnected, it will assume the logic "1" state, then the state of the switches is controlled only by the logic inputs  $IN_X$ .


#### **POWER SUPPLIES**

This product operates with power supply voltages ranging from  $\pm 12$  to  $\pm 18$  volts; however, the specifications only guarantee device parameters with  $\pm 15$  volt  $\pm 5\%$  power supplies. The power supply sensitive parameters have plots to indicate effects of supply voltages other than  $\pm 15$  volts.


## Typical Applications



Operation from Single Positive Power Supply




4-Channel Sample Hold Amplifier



THIS SWITCH ARRANGEMENT IMPROVES OFF ISOLATION BY 30dB


High Off Isolation Selector Switch (Shunt-Series Switch)



Single Pole Double Throw Selector Switch with Break-Before-Make Interval

#### **OUTLINE DIMENSIONS**

Dimensions shown in inches and (mm).



0.055 (1.40)

0.045 (1.14)


. 45° TYP

0.150 (3.81)

20-Terminal Leadless Chip Carrier

(RC-Suffix)


16-Lead Cerdip (Q-Suffix) Q-16




16-Lead Plastic DIP (P-Suffix) N-16

0.088 (2.24)

0.054 (1.37)



16-Lead Wide Body SOL (S-Suffix) R-16/SOL-16



-12-REV. A